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SUMMARY 
Low-power logic, as discussed in the few available references, is 
primarily concerned with computer-type applications in which high oper-
ating rate is the dominant prerequisite. Logic circuits for satellite 
and space-vehicle use are less demanding of speed but considerably more 
limited in power consumption. An analysis of the logic circuits suit-
able for the latter typ~ of application and experimental results to 
verify the analysis are presented. 
Conventional logic circuits and the limitations of scaling them 
down to micropower operation are discussed. Special attention is given 
to two basic circuits differing from those normally used in that their 
output is not limited by a resistor forming the direct-current load of 
the stage. Instead, two transistors alternately clamp the output to the 
supply voltage or to ground. One of these circuits is an adaptation of 
a high-efficiency multivibrator design; the other is an original circuit 
specifically developed for micropower use. 
A detailed analysis of these two circuits is presented, and a vari-
ety of logic elements is derived from them. Sufficient information on 
the limitations of these Circuits, device parameters and their varia-
tion, and design criteria are presented for the design of a number of 
useful micropower circuits suitable for space applications. Operating 
rates of these circuits range from 1 to 100 kilocycles and power levels 
from 1 to several hundred microwatts. 
INTRODUCTION 
The use of transistors as the active elements in logic circuits has 
brought about considerable improvement in their reliability, size, speed 
of operation, and power dissipation. There are still, however, a number 
lInformation presented herein was offered as part of a thesis in 
partial fulfillment of the requirements for the degree of Master of 
-Science to Case Institute 'of Technology, Cleveland, Ohio, June 1962. 
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of applications in which the tens to hundreds of milliwatts dissipated 
by conventional transistor logic circuits are much too great. These 
applications fall into two distinct groups - those in which the dominant 
factor is thermal dissipation and those in which power consumption per 
se must be minimized. 
Problems concerning thermal dissipation result largely from the de-
sire to miniaturize equipment. Techniques for microminiaturization 
presently being developed promise component densities approaching 1 mil-
lion per cubic foot. If this microminiaturization were accomplished 
with conventional circuitry, the resultant power densities would reach 
several kilowatts per cubic ~. Cooling problems for such a system 
become formidable and necessitate additional equipment, which thereby 
defeats the original objective of small size. Alternatively, circuit 
elements capable of very high. temperature operation might be employed. 
At present, neither of these alternatives is particularly promising. 
The only remaining approach is to decrease power consumption per element, 
preferably by several orders of magnitude. This solution has the addi-
tional advantage of a gain in reliability because the failure rate for 
components is approximately halved for every 100 C decrease in tempera-
ture. Since most of the thermally limited applications occur in com-
puting equipment in which no loss of speed can be tolerated, large power 
savings will be difficult to attain in this area. 
The second important need for low-power circuitry has resulted from 
man's exploration of space. As the expected life of satellites has been 
increased, so has the total power required. The satellite experiments 
now being planned demand a considerable amount of logic circuitry to 
handle this data (ref. 1). Even with the larger payloads soon to be 
available, there are still considerable advantages to be gained through 
decreasing power requirements. The prospect in this area is more prom-
iSing than in the computer field since the fact that speed requirements 
are not so high allows trading some speed for a considerable reduction 
of power. Lower-power operation can also lead to improvement of relia-
bility, which possibly might foster further savings from a decrease in 
the required system redundancy. 
Deep-space probes are even more critical of power requirements. 
The fact that, as the distance from the sun increases, available solar 
power decreases makes it necessary either to carry an auxiliary power 
source or to reduce power consumption drastically. It is usually desired 
to make some continuous measurements, to record the data, and to trans-
mit it back to earth. Since much of the data may be highly redundant, 
considerable, power is wasted in storing and transmitting it. The next 
generation of space data systems will therefore probably include special-
purpose computers to reduce the data before transmission. If suitable 
low-power logic is available for the design of these computers, consider-
able savings of overall system power could probably be effected concom-
itant with an increase in data capacity. 
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Data systems is only one of the areas that will benefit from micro-
power logic. A growing demand exists for space-vehicle control systems. 
Included are command systems for ground control, as well as equipment 
for on-board guidance computation and control (ref. 2). When these sys-
tems become more complex, as they must for missions such as a lunar 
landing, the need for micropower logic will become increasingly urgent. 
This specific study was motivated by a requirement for a low-power 
satellite data system for micrometeorite detection. Since the require-
ments of this system are much the same as those of other space systems, 
a general investigation of micropower circuitry suitable for space appli-
cations was pursued. Results of this study can be applied to the design 
of general logic blocks suitable not only for this specific system but 
also for any general digital system, including those for on-board compu-
tation and controL In this report, various means of attaining micro-
power operation are surveyed, several are considered in detail, and de-
sign procedures are shown for a few specific logic blocks suitable for 
space use. 
Environmental conditions in space will necessarily limit this in-
vestigation to components operable over a wide temperature range, namely, 
those fabricated of silicon and possibly gallium arsenide. Saturated 
logic circuits operating at repetition rates of 1 to 100 kilocycles will 
be considered. These circuits must be capable of operation at power 
levels below 1 milliwatt per stagej hence, these low power levels justify 
the name of micropower logic. 
PRESENT STATE OF THE ART 
Computer Field 
The first area of application for low-power logic to be considered 
is the computer field. This area, in which low power is sought as a 
means of circumventing thermal problems, represents the larger portion 
of the work in the field. Because little or no speed reduction can be 
tolerated, operating power levels have been decreased only to the 1- to 
10-milliwatt range in most cases. The operation rate, which is in the 
range of 1 to 10 megacycles, results in a power-per-operation figure 
somewhat comparable with that of micropower circuits. Many of these 
circuits are conventional logic circuits that have been scaled down to 
operate at lower supply voltages and operating currents. 2 This approach 
can be effective within certain limits. The supply voltage for a given 
circuit is usually decreased to the limit imposed by the coupling 
2The term conventional circuits as used herein refers to circuits 
that provide their output from the collector of a single transistor 
that has a pure resistance as its direct-current load. 
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networks or the transistors. Component values can then be adjusted to 
minimize the limitations imposed by circuit time constants. Using this 
approach with transistors selected for their low-power performance re-
sults in considerable power reduction and little loss of speed. 
Scaled-down circuits using this approach are described in refer-
ences 3 and 4. These references give designs that use a special low-
power germanium transistor, draw 1 to 7 milliwatts, operate between 200 
kilocycles and 10 megacycles, and use various forms of logic, including 
RCTL and DCTL. A considerable improvement in performance was obtained 
by using a hybrid transistor-tunnel diode circuit (ref. 5). A NOR cir-
cuit of this type (fig. 1) with a fan-in of 2 and a fan-out of 4 was 
operated from a 1.5-volt supply with a dissipation of 3.5 milliwatts. 
The repetition rate was approximately 15 megacycles. Another new cir-
cuit, reported in reference 6, uses backward diodes to couple stages 
(fig. 2). Because of the low voltage buildup required by backward diode 
coupling, this circuit has the lowest potential operating voltage of any. 
Maximum operating rate of a typical stage operating at 10 microamperes 
and 3 volts is 100 kilocycles to 1 megacycle. 
True Micropower Circuits 
All the aforementioned circuits employ transistors not too differ-
ent from conventional types. In only one case has an attempt been made 
to fabricate a transistor specifically suited for true micropower opera-
tion (ref. 7). This developmental silicon transistor is reported to 
have a current gain greater than 0.9 at a collector current of l micro-
ampere and extremely small input and output capacitances. A number of 
conventional logic circuits using this transistor have been built that 
require a current of 1 microampere per stage at a voltage of 1 volt. 
The operating rate is about 1 kilocycle. 
Comparison of Logic Circuits 
It has been demonstrated (ref. 7) that the direct-current operation 
of logic elements can be extended to extremely low power levels. A num-
ber of practical limitations exist at these levels. Large collector load 
resistors must be used to attain the low currents mandatory at micro-
power levels. As the operating current decreases~ the output impedance 
of the circuit must increase; the input impedance also rises. It is now 
possible that externally generated noise will affect circuit operation. 
Coupling also is more difficult because of low voltage swings. 
As power levels are decreased below a few milliwatts, the circuit 
speed becomes limited by its time constants, rather than by the rise 
time of the transistor. The rise time of the circuit, which is the 
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turn-on time of the transistor, is still relatively fast. The fall 
time, however, is determined by the time constant of the load in paral-
lel with the collector resistor, collector capacitance, and any distrib-
uted circuit capacitance. With a I-megohm collector resistor and a 
somewhat larger load resistor, it is easy to see why time constants of 
many microseconds can prevail. Another way of looking at this same 
problem is on the basis of impedances. In the on state, the transistor 
presents a low output impedance. Unfortunately, in conventional cir-
cui ts, this state is not the one in which power is being delivered to 
the load. With the transistor off, the output impedance is that of the 
collector resistor, in this case, high. This state is also the one that 
must furnish power to the load. The power output can therefore never be 
more than one-fourth that dissipated with the transistor on; power ef-
ficiency is low. 
One solution to these problems is to replace the load resistor with 
an element that would have a large impedance when the transistor is on 
and a low impedance in the opposite state (refs. 8 and 9). The power 
wasted with the transistor on would be minimized and the circuit could 
deliver maximum power to the load. This can be accomplished by using 
a second transistor as the load for the first. If the two transistors 
are of a complementary type, the same signal swing that will turn one 
on will turn the other off. Since both the rise and the fall times of 
the circuit will be the time of turning on a transistor, they can be 
short, regardless of the circuit power level. Such a circuit has been 
used as a high-efficiency multivibrator and forms the basis of the work 
presented in the section COMPLEMENTARY TRANSISTOR LOGIC CIRCUITS. A sec-
ond possibility would be to use two transistors of a similar type in a 
comparable connection. The details of this circuit design and the per-
formance will be presented subsequently. 
Another approach to higher-efficiency, low-power circuits is to use 
a nonlinear collector resistor. Suitable nonlinear resistances for this 
application could be fabricated by using either tunneling- or field-
effect devices (refs. 10 and 11). Operating speed, particularly with 
the tunneling-effect device, would be potentially fast. The same de-
vices could also be used to improve coupling between-stages and to im-
plement logic functions (ref. 12). 
Three general types of logic circuits have been mentioned: conven-
tional circuits using resistive loads, circuits using nonlinear collector 
loads, and "active-load" circuits that lend themselves to fast low-power 
operation, although not without a number of difficulties. Primarily the 
latter-type circuits, as well as general limitations of coupling, oper-
ating speed, and minimum power, will be considered herein. 
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TRANSISTOR LIMITATIONS AND SELECTION CRITERIA 
From a consideration of the passive part of the circuit by itself, 
it is evident that logic circuits can be scaled down for low-power oper-
ation to a degree primarily dependent on the characteristics of the tran-
sistors employed. Decreasing the supply voltage will in no way affect 
the passive time constants. It will, however, change the currents, which 
in turn govern transistor operation. It is therefore necessary to con-
sider the effects of the operating conditions on the transistor response. 
Direct-Current Operation 
Two parameters are dominant in determining the limits on direct-
current operation: current gain and leakage current. The latter param-
eter is the one that limits the type of device to be used for micropower 
operation. The section PRESENT STATE OF THE ART cites several low-power 
circuit designs, most of which use germanium transistors. Collector 
leakage current for a low-leakage germanium transistor is typically 20 
microamperes at 550 C. Germanium transistors are obviously eliminated 
for micropower use in cases in which operating currents will be in this 
same range or lower. 
In order to assure stable operation of a logic circuit, the tran-
sistor leakage current should be at least an order of magnitude below 
the operating current at maximum temperature. Of the presently available 
silicon transistors, the best ones exhibit leakages of the order of 10-4 
microampere at 800 C. Even if a large safety factor i~ allowed to com-
pensate for end-of-life degradation, such a transistor will permit oper-
ation at collector currents well under 1 microampere. Levels this low 
may not be practical for other reasons. 
The second major limitation on micropower operation has been the 
direct-current gain. This gain is a function of collector current that 
shows a maximum in the range of 1 to 10 milliamperes for most low-power 
transistors. At collector currents much below about 100 microamperes, 
the current gain of most transistors falls to unusable values. This 
falloff is not nearly so pronounced in the recently introduced planar 
transistor. Selected silicon planar transistors can be obtained that 
exhibit useful current gains below a collector current of 0.1 microam-
pere. In addition, the fact that the temperature dependence of gain is 
not too large allows low-temperature operation. Typical transistor data 
sheets specify a decrease in current gain of only two to one at -550 C. 
One other factor that could conceivably limit the minimum operating 
voltage is the dependence of current gain on collector voltage. Whereas 
some transistors show a drop of gain at voltages of 1 or 2 volts, the 
silicon planar units mentioned previously for collector currents below 
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1 milliampere operate efficiently at any collector voltage large enough 
to permit coupling between successive stages. 
This brief consideration indicates that it should be possible to 
operate presently available silicon transistors at extremely low power 
levels (<1 ~w) if only direct-current operation is considered. Selection 
criteria and detailed transistor specifications will be discussed sub-
sequently. 
Switching-Speed Limitations 
As the operating current of a circuit is decreased below a certain 
minimum, the transistor time constants tend to increase. This result is 
predominantly due to the increasing effects of transistor capacitances, 
as readily shown by considering the transistor as a charge controlled 
device (refs. 3,13, and 14). When this concept is used, it is apparent 
that in order to turn on the transistor sufficient energy must be sup-
plied to charge the input capacitance to the required voltage level for 
conduction. For the common-emitter connection, this input capacitance 
consists of two parts. One is the transition capacitance formed by the 
junction depletion layer that is bounded by charged regions forming the 
capacitor "plates." Since the thickness of this depletion layer varies 
with junction voltage) the transition capacitance is nonlinear. It is 
approximately proportional to Vjl/2 for abrupt junctions and Vjl/3 
for gradual junctions. The second capacitive effect is due to the minor-
ity carrier charge stored in the base region and is directly proportional 
to the current. Together, these two effects form a capacitor, which must 
be charged to the voltage required for transistor turn on. 
Figure 3 relates the required turn-on charge to the value of speedup 
capacitor required for various values of direct-current bias. Not only 
must the base-emitter capacitance be minimized, but so must the reverse 
turn-off voltage, if maximum speed is desired. Ideally, on the basis of 
minimum turn-on time, the transistor should be slightly forward biased, 
but not sufficiently to cause conduction. A convenient value for sili-
con transistors is 0.1 to 0.2 volt, which corresponds to the collector 
saturation voltage. This voltage allows the elimination of the reverse 
bias supply and at the same time minimizes the value of speedup capaci-
tor required. 
Another capacitance of interest is the collector-base capacitance 
Cob' Since Cob is a transition capacitance, it behaves in the same 
manner as the base-emitter transition capacitance. In high-frequency 
transistors, Cob may be of approximately the same size as Cie' The 
effect of Cob on the transient response time can be much larger, how-
ever, particularly for the common-emitter configuration, as a result of 
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the Miller effect, which multiplies its capacitive effect by the voltage 
gain of the circuit. It is therefore important to select a transistor 
with as low a value of Cob as possible and also to use every precaution 
to minimize any external capacitance from collector to base. Lowering 
the supply voltage will increase Cob slightly, as shown in figure 4. 3 
If power is to be decreased without a loss of speed, the value of the 
collector resistor would need to be decreased. 
The limitations imposed by these capacitances show that any increase 
in circuit resistance that causes the RC (resistance-capacitance) time 
constant concerned to approach or to exceed the response time of the 
transistor will decrease the output response time. 
Most true micropower circuits will operate at such levels that they . 
will be limited by these RC time constants and not by the intrinsic tran-
sistor parameters. For this reason, the specified alpha and beta cutoff 
frequencies are poor measures of the suitability of a device for micro-
power use. If these parameters are calculated from the equivalent cir-
cuit, including all capacitive effects, they then become a valid means 
of comparison. 
Transistor-Selection Criteria 
Summarizing the results of the preceding analysis leads to the fol-
lowing selection criteria for a micropower transistor: 
(1) Direct-current gain should be as high as possible at the re-
quired operating current. This parameter in conjunction with leakage 
will determine the lower limit of direct-current operation. 
(2) Collector leakage current should be at least an order of magni-
tude below the required operating current at the maximum operating tem-
perature. 
(3) Input capacitance Cie and output capacitance Cob should be 
the lowest attainable, as they li~t the maximum operating rate and 
transient response. For the common-emitter connection, Cob should be 
minimized at the expense of Cie, if necessary, since the Miller effect 
makes its contribution to circuit response large. 
(4) Base-emitter voltage VEE and collector saturation voltage 
VCE should be low at the required operating conditions. These param-
eters are not so important as the three preceding parameters. Their 
3A number of transistor and diode characteristics are included in 
reference 15; a few are presented herein. Further work characterizing 
semiconductor devices for micropower applications is currently in prog-
ress at the Lewis Center. 
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effects predominantly limit the coupling requirements) as will be shown 
in the next section. A low temperature coefficient of VEE is also 
desirable. 
(5) For saturated operation) the storage time constant ~s should 
be small. In most cases) transistors meeting the low capacitance re-
quirements will be high-frequency units and therefore will also meet the 
requirement of low ~s. 
A number of transistors have been evaluated for micropower opera-
tion. The original selection of which to evaluate was somewhat hampered 
by the lack of published specifications of the parameters of interest) 
particularly at low voltage and current levels. Originally) transistors 
. were selected on the basis of high current gain and were then evaluated 
at low operating currents. From an evaluation of 25 transistors) one 
PNP, the Fairchild S-4528, and one NPN, the S-4529) were selected as 
being the best, and complete tests were run to determine the necessary 
parameters. All experimental work reported herein used these two types 
of transistor. 
COUPLING LIMITATIONS AND COMPENSATION METHODS 
Factors Limiting Minimum Supply Voltage 
Operation of logic circuits at the lowest possible voltage level is 
desirable in order to minimize power consumption. This level will be 
primarily determined by the requirements of the coupling circuit. Suf-
ficient output voltage must be available to turn on the next stage, with 
allowances made for losses in the coupling network. Determining factors 
are the input voltage necessary to turn on a stage, the voltage drop in 
the coupling network, the voltage drop across a current-limiting element 
if one is present, and the output voltage drop due to loading. Just as 
important as the values of these factors are their tolerances and their 
variations with temperature and time. The effect of tolerances is to 
increase the minimum permissible power level of a circuit (refs. 16 
and 17). Variations with temperature have the same effects and in prac-
tice become much more limiting for circuits that must operate over a 
wide temperature range. The effect of each of these variables will be 
discussed next, and typical values will be given. Finally, approximate 
lower limits on voltage will be determined for some typical circuit con-
figura-l:;ions. 
Variables and Typical Values 
Starting at the input of a logic stage, the first variable of in-
. terest is the base-emitter voltage VEE. Figure 5 shows the variation 
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of VEE with base current and temperature. It should be noted that 
there is considerable variation of VEE with temperature. This varia-
tion, along with variations between transistors, makes it desirable to 
use a current source for drive. If the output voltage of the preceding 
stage is large compared with VEE, a resistor is all that is necessary. 
This solution is the usual one. With this approach, the lower limit on 
drive voltage is determined by the allowable base-current variation. 
The minimum drive voltage for a given variation in base current is given 
by the formula 
kVBE - VEE 
k - 1 ( 1) 
where k is the ratio of maximum to minimum base currents and the over-
bars and underbars denote maximum and minimum values of the variable, 
respectively. 
Decreasing the base current has the effect of increasing the tem-
perature coefficient of VEE, which appears to reach a maximum of nearly 
2 millivolts per °e for currents of the order of 0.5 microampere for 
both the PNP and the NPN transistors. This value is somewhat lower than 
that for other silicon transistors, which may approach 3 millivolts 
per °e. It is evident from equation (1) that both the temperature coef-
ficient and the absolute value of VEE should be small to minimize the 
required drive voltage. The decrease in absolute value of VEE with 
decreasing drive current is large enough to compensate for the increase 
in temperature variation so that the drive voltage required will decrease 
for decreasing base currents. 
As a typical example, the following operating conditions may be 
considered: 
Base current, IB, ~a . . . . . . . . 0.5 
Maximum base-emitter voltage (at 00 e), VEE, v 0.590 
Minimum base-emitter voltage (at 500 e), Vm, v 0.505 
Ratio of maximum to minimum base currents, k 1.5 
For these values, equation (1) gives a minimum drive voltage of 0.76 
volt. The value used for the constant k must be determined by the al-
lowable variation in power dissipation. If this variation is very crit-
ical, a value of 1.5 may be too large, since, for a negative temperature 
coefficient of Vm, the maximum diSSipation occurs at maximum operating 
temperature. 
If diode logic is used in coupling transistor stages, the same con-
siderations must be applied to the diode. A typical circuit of this 
type is shown in figure 6. In general, the variations will be very 
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similar to those of VEE, as shown in figure 7. The forward drop across 
a high conductance diode can be about half as large as the transistor 
VEE at the same current. The temperature coefficient is larger, how-
ever, and reaches a maximum of nearly 3 millivolts per °C at a current 
of 1 microampere for the silicon diodes tested. 
For circuits that are to be operated over a wide temperature range, 
some improvement can be obtained by using gallium arsenide diodes. Their 
forward current-voltage characteristic shows that they exhibit a signif-
icantly smaller temperature coefficient than silicon diodes, as shown in 
figure 8. A value of 1.8 millivolt per °c was observed at a current of 
0.5 microampere. At present, the temperature coefficient varies consid-
erably from unit to unit. Since these diodes are quite new and only in 
pilot production, this variation can be attributed to process variations 
and may disappear as manufacturing processes improve. 
The same equation for drive voltage used with VEE can be used if 
the sum of base-emitter voltage and diode drop is substituted for VEE' 
Alternatively, the values of diode drop can be substituted for VEE, in 
which case the resultant voltage will be that which must be added because 
of the coupling diode. 
As an example, the additional voltage drop necessary to compensate 
a type FD-600 diode is calculated by using the following values: 
Diode current, I D, ~a 
Maximum diode voltage 
Minimum diode voltage 
Ratio of maximum to minimum base currents, k 
0.5 
0.324 
0.174 
1.5 
Using equation (1) gives the value of 0.624 volt. If a gallium arsenide 
diode with a 1.8 millivolt per °c temperature coefficient had been used, 
the voltage would have been 0.44 volt. 
Diodes used in coupling circuits impose a second practical limit on 
low-level operation. Presently available diodes have reverse leakages 
about three orders of magnitude greater than the lowest transistor leak-
age currents. The minimum current level will thus be limited to the 
microampere range, particularly since several diodes are usually used 
together in the base circuit of a transistor in which drive currents are 
proportionally small. If it is practical to make transistors with leak-
ages in the picoampere range, it is also practical to make equally good 
diodes. This limit is therefore temporary, as planar passivated diodes 
of similar construction and performance as the transistors used in this 
study should soon be available. 
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Backward diodes can also be used as coupling devices, as shown in 
figure 2. Their very low forward drop, of the order of 0.1 volt, makes 
them attractive for low-level logic. In addition, the temperature coef-
ficient of forward drop is small enough to be neglected. Characteris-
tics in the reverse direction, however, are not nearly so ideal. As 
shown in figure 9, the reverse characteristics are similar to the for-
ward characteristics for a conventional diode, with the exception of the 
small peak at low reverse voltage. This peak limits the permissible re-
verse voltage to about 0.5 volt for a silicon device and to a slightly 
higher value for gallium arsenide. The m~n~mum reverse peak leakage 
current available is approximately 1 to 2 microamperes, which somewhat 
limits present applications. 
In the case of logic circuits in which the output is derived from 
a saturated transistor connected to the supply voltage, one further var-
iable needs to be considered, the transistor saturation voltage drop 
VCE. Typical values are 0.1 to 0.2 volt, depending on the amount of ex-
cess base drive used. The variation of saturation voltage with tempera-
ture is small enough to be neglected, compared with the other parameter 
variations. It is then necessary only to add the saturation voltage to 
the required drive voltage to obtain the supply voltage. 
Minimum Voltage Levels 
All logic circuits can be grouped by considering the number of ele-
ments requiring compensation that appear in series. As an 'example, a 
single transistor inverter would be characterized as one VEE drop. 
This grouping then becomes a convenient way of specifying the minimum 
voltage necessary. The following table shows the computation of minimum 
supply voltages necessary for a variety of circuit groups by using the 
characteristics for the 8-4529 transistor and the FD-600 or the DG8-54 
diode: 
Ratio of Temperature Minimum supply voltage required for temperature compensation, v 
maximum difference, 
to minimum m, Transistor VEE VEE + silicon diode VEE + gallium arsenide diode 
base °c 
currents, 
k 
1.5 50 0.75 1.37 1.18 
100 1.04 2.07 1.69 
1.2 50 1.01 2.11 1.71 
100 1.66 3.65 2.86 
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The supply voltage is assumed to be fixed, and all compensation is due 
to the drop across a coupling resistor. Approximately 0.1 volt should 
be added to each of the voltages in the table if the output is supplied 
from a saturated transistor. 
Speedup Capacitors 
In order to maintain fast response through the coupling network, 
the series coupling resistor is usually bypassed. The necessary capac-
itor value is determined by the voltage drop across the coupling resis-
tor and the charge necessary to turn on the next stage. As shown in 
figure 3, the required value of speedup capacitor varies only slightly 
as the current is changed. The coupling resistor, however, varies in-
versely as the base current. Decreasing the operating current causes a 
rapid increase in the RC time constant, which in turn limits the maximum 
repetition rate of the circuit. On first conSideration, reducing the 
value of the coupling resistor by decreasing the voltage drop across it 
would appear to decrease the coupling circuit time constant, but this is 
not the case. The speedup capacitor must supply a fixed charge deter-
mined by the turn-on requirements of the transistor. Since this charge 
is equal to the product of the coupling resistor drop and the capaci-
tance, decreasing the resistance will decrease the voltage drop and thus 
require a proportional increase in capacitance. The time constant is 
left unchanged. Decreasing the supply voltage while maintaining the op-
erating current will therefore not result in any increase in maximum op-
erating rate. This rate is fixed once the base current and transistor 
are chosen. 
Equating the charge stored in the speedup capacitor to that neces-
sary to turn the transistor on results in the expression for the coupling 
circuit time constant: 
where RC is the coupling resistor, Cc is the speedup capacitor, VEE 
is the base-emitter voltage for turn on, and CrN is the sum of all ca-
pacitances acting between the base and the ground. The second form of 
the equation is convenient if the value of charge necessary to turn on 
the transistor QoN is specified. The value of rBiQoN is therefore 
proportional to the maximum repetition rate attainable, and ~N for a 
given base current can be used as a figure of merit for comparing tran-
sistors. 
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Logic Forms and Their Limitations 
Logic circuits can be separated into two classes on the basis of 
the coupling circuits used. In the one case, no logical function is ac-
complished by the coupling network, which serves only as a link between 
successive logic elements. The best example of this class is all-
transistor logic, which uses a separate transistor for each input. Such 
a configuration has good low-voltage characteristics since the coupling 
drop need be sufficient only to compensate for variations in the tran-
sistor base-emitter voltage. If this drop can be made sufficiently low, 
a single resistor is all that is necessary for coupling. The more widely 
used logic circuits fall into the second category, in which the coupling 
network provides the desired logic function and the transistor provides 
gain and inversion. 
A widely used form of logic, which is a form of NAND or NOR logic, 
uses resistors in a Kirchhoff adder configuration to obtain the AND and 
OR functions and a transistor for inversion. The resistive adder cir-
cuit is particularly inefficient since the off inputs load the one that 
is on. Also, for a fan-in of M, the drive voltage must be larger than 
MVEE, which necessitates much higher voltages than desirable. This type 
of circuit is therefore not well suited to micropower logic. 
Direct-coupled logic would seem to be good at micropower levels be-
cause of the low voltage required, but this is not the case in practice. 
Since several bases are tied directly together in interconnecting logic 
elements, their voltages must be the same. Small variations in the tran-
sistor base-emitter characteristic will therefore cause large variations 
in base current. Since sufficient current must be provided to turn on 
all transistors, some will be considerably overdriven and power will be 
wasted. 
A much more practical logic form for micropower circuits is diode 
logic, which was shown in figure 6. The use of a unilateral device elim-
inates the shunting effect of the off inputs and reduces the input drive 
voltage required. One disadvantage for micropower use, however, is that 
removing the inputs does not drive the transistor off. With the inputs 
at ground potential, the diodes cease to conduct and therefore leave the 
base circuit isolated from the previous stage. The transistor input ca-
pacitance and any stray circuit capacitance must be discharged before 
the transistor will turn off. If the transistor is overdriven on, there 
will be sufficient charge stored on the transition capacitance and as 
excess minority carriers in the base to maintain conduction after the 
input is removed. To dissipate this charge quickly, Rl and R2 must 
be relatively small. At low power levels, a value of Rl that will en-
sure fast turn off may be small enough to shunt a large part of the in-
put current away from the base. The design of this type of circuit will 
therefore require a compromise between speed and power. 
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Current Stabilization 
Previous sections have indicated that the lower limit on drive 
voltage is a function of the variation in base-emitter drop, diode for-
ward voltage, and circuit tolerances. The fact that no particular dif-
ficulty exists in holding the latter to about 1 percent suggests that 
drive voltage could be lowered if the semiconductor temperature effects 
can be compensated for. Several methods of compensation will be sug-
gested. 
All the temperature effects mentioned previously have a negative 
variation with temperature. Substitution of a positive temperature co-
efficient resistor for the coupling resistor could therefore compensate 
the circuit. A suitable device for this purpose is manufactured by 
Texas Instruments under the name Sensistor. It is a silicon resistor 
with a positive temperature coefficient of 0.7 percent per °C. For full 
compensation, the voltage drop across the resistor must be properly 
chosen. Compensating for a temperature variation of 2 millivolts per °C 
would require a drop of 0.286 volt across the Sensistor to give zero 
change in operating current. If perfect compensation is not necessary, 
it will be possible to lower the coupling resistance considerably and 
still to maintain a small current variation. 
Ideally, the coupling network should provide a constant current 
drive to the following stage or possibly a slightly increasing drive 
with decreasing temperature to compensate for loss of gain. Using a 
temperature-dependent element to control the supply voltage is one way 
to achieve this objective, but this will help only slightly for space-
type applications in which the power drain from a fixed-voltage supply 
must be minimized. Conversely, in computer applications, in which the 
dissipation within the logic element is important, it will be quite ef-
fective. In this application, the supply voltage would be lowered at 
increased temperatures while the same current is maintained, which would 
decrease the dissipation when that decrease is most desirable. 
A third means of compensation is the use of a device with an inher-
ent constant-current characteristic. Two such devices exist, although 
lack of information on their temperature characteristics makes their 
value questionable (refs. 10,11, and 18). One of these devices uses 
the field effect, the other, tunneling to obtain a region of relatively 
constant current. Both devices are still laboratory curiosities and 
little data on them are currently available. A tunneling-effect device 
similar to the backward diode appears promising since it should have 
both low sensitivity to temperature and fast response. 
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SIMILAR TRANSISTOR LOGIC CIRCUITS 
With the requirements for an ideal low-power logic circuit consid-
ered, an attempt was made to develop a new circuit fulfilling as many of 
these requirements as possible. Particular emphasis was placed on using 
only one polarity of transistor (PNP or NPN) for two reasons: (1) At 
the time this project was undertaken, it was impossible to obtain com-
plementary silicon transistors with sufficiently good parameters. There 
were several good NPN transistors on the market but no comparable PNP 
transistors. (2) The radiation resistance of NPN transistors is thought 
to be superior to that of comparable PNP transistors, which makes them 
more suitable for space environments. 
Basic Inverter Circuit 
The basic form of the circuit developed is shown in figure 10. It 
is an inverter circuit from which can be built all necessary digital 
logic blocks. Operation is as follows: The input is assumed to be at 
ground potential. Transistor Ql is therefore turned off except for 
leakage current, which can be neglected. Current from supply VEE flows 
through Rl and into the base of transistor Q2 and turns it on. If 
VBB is sufficiently larger than VCC, Q2 can be driven to saturation, 
which clamps the output to very'nearly VCC and provides a low output 
impedance. This condition will be referred to as the "on state." It 
should be noted that in the on state there is no path to ground other 
than that provided by the load, which results in 100-percent efficiency 
of current transfer to the load. For low-power use, it is important 
that none of the drive current for Q2 be bypassed around the transis-
tor. This is accomplished, while proper coupling is maintained, by con-
ventional diode Dl and backward diode D2, which provide essentially 
an open circuit from base to emitter. 
If a positive voltage is now applied to the input, transistor Ql 
will turn on. The negative-going signal appearing at the collector of 
Ql is coupled to the base of Q2 by diode Dl, which behaves as a 
constant-voltage-drop coupling device. This signal cuts off transistor 
Q2, and it ceases to supply ~oad current. Simultaneously, the drop in 
voltage at the collector of Ql discharges the load capacitance through 
back diode D2' Without diode D2J the fall time of the output would be 
determined by the time constant of the load and any stray capacitance 
present. The input is again grounded and transistor Ql is cut off. 
Resistor Rl pulls the base of transistor Q2 toward VBB. Transistor 
Q2 now acts as an emitter follower and provides a large current gain to 
drive the load. 
Output impedance of this circuit is always low. In the on state, 
it is the impedance of a saturated transistor; in the off state, it is 
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that of a saturated transistor in series with a backward diode. This 
low impedance not only provides good rise and fall times, but also pro-
vides an output swing that is tightly clamped to fixed levels in both on 
and off states. Since the power efficiency of the circuit is high, it 
can deliver several times its standby power to the load. A further ad-
vantage is that the input is into a single transistor, which allows a 
number of useful modifications. 
Direct-Current Analysis 
The direct-current-output capabilities of this circuit are extremely 
good. Since two stages, each capable of current amplification, are cas-
caded, very little input current is necessary. Alternatively, transis-
tors with lower gains may be used or operation at lower currents, at 
which Hfe drops, may be practical. 
~he only serious limitation on minimum operating current is imposed 
by the reverse peak current of the backward diode used. Of the backward 
diodes currently available, the lowest reverse peak currents are approx-
imately 1 microampere. This value, then, constitutes the amount of base 
drive that will be bypassed around the upper transistor and sets the 
lower limit of the base drive. In the following analysis, an ideal back-
ward diode will be assumed for simplicity. 
The minimum collector supply voltage VCC that can be used in a 
particular application will be determined predominantly by the method of 
interstage coupling as has been shown. If it is assumed that this volt-
age is already determined, it is then necessary to select a value for 
VBB' For minimum power dissipation and a given base current in the on 
state, VBB should be only slightly greater than VL + VEE, which leads 
to a small value of Rl, which in turn causes a high diSSipation when 
transistor Ql is turned on. These two conflicting requirements indi-
cate that there must be an optimum voltage for VBB' Appendix A shows 
that this optimum value is given by 
(All) 
If only the dissipation in Rl is considered, a somewhat simpler ap-
proximation results, which is the same as the exact value with the VEE 
term under the radical eliminated. This equation then simplifies to 
(VBB)Opt ~ 1. 7 VL + VEE (3) 
which should not be used for determining (VBB)opt for circuit design 
but is convenient to use in making other approximations. In practice, 
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the values obtained from these two equations will differ by a few tenths 
of a volt at most. 
The dissipation from the VBB supply that does not contribute to 
the output (eg. (A6)) is plotted against VBB in figure 11 for some 
typical circuit values. Note that the minimum, which is guite broad, 
makes it possible to modify the choice of VBB somewhat to meet other 
requirements without paying a large penalty in power dissipation. 
For a given input current Ib,l, the maximum load current is 
(
VBB - VEE - VL) 
IL = Ib,l V V V Hfe(l + Hfe) BB- D- CE 
where Hfe is chosen as the forced gain necessary to provide the desired 
degree of saturation. Using equation (3) and letting VBB = VD + VCE 
simplifies the expression to 
( 5) 
If Rl is considered to be the load resistor for Ql, it is much 
the same as a conventional inverter circuit. Transistor Q2 adds to 
this stage a current gain of Hfe + 1 and shows that for the same input 
current this circuit is capable of approximately Hfe + 1 times the out-
put current of a conventional common-emitter inverter. Full advantage 
of this high current gain through the circuit cannot be taken if the min-
imum fall time is desired. In this case, the two base currents must be 
more nearly equal. 
Power Efficiency 
Power efficiency will be defined as the power actually delivered to 
the load divided by the total power input and will be calculated for the 
case of a 50-percent duty cycle. The total dissipation from the power 
supplies, not including that of the load, is 
and the output power is 
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Using equation (3) and letting VEE = VD + VCE leads to 
(8) 
which is a reasonable approximation for the circuit efficiency under 
direct-current conditions. The Hfe used must be the forced value de-
termined by the operating conditions. Actual efficiencies will vary 
somewhat from this value because of capacitive loading effects, partic-
ularlyat high repetition rates. 
Transient Response 
The direct-current design for this type of circuit is relatively 
straightforward and can be accomplished with the preceding formulas and 
data. Characterization of the transient response is not nearly so 
simple. The derivation of an expression for the turn-on time is pre-
sented in appendix A. ~ making a number of simplifications, justified 
on the basis of relative circuit values, an explicit expression for 
turn-on time is obtained: 
(A22) 
This equation clearly shows the desirability of making HI small. Where 
minimum rise time is required, VBB and Rl should be decreased as much 
as allowed by the increased power loss and decreased current stability 
with variation in VEE. 
Calculation of the fall time for this circuit is considerably more 
complicated than that of the turn-on time. Turn on ofQl will quickly 
pull the base of Q2 toward ground and also start to discharge the load 
capacitance. Transistor Q2, having been saturated, will exhibit a stor-
age effect. During this period, Q2 will still supply load current, 
while Ql tries to pull the output to ground. The result is that a 
large current is drawn from the supply until the upper transistor turns 
off. It is impractical to attempt an exact solution for the fall time 
since this solution would involve both transistors and most circuit com-
ponents. The number of simplifications necessary in order to obtain a 
workable solution defeats the analysis. Attempts at simplified solutions 
have resulted in fall times much shorter than those determined experi-
mentally. 
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Basic Inverter Data 
Several inverters were "breadboarded" and tested to check the equa-
tions derived by using the circuit of figure 10. Operation over a wide 
range of power levels was achieved by determining the circuit constants 
at midrange and then increasing or decreasing all resistor values in 
proportion. This procedure made the experimental work, as well as the 
calculations, somewhat easier and gave a check on the effects qf off-
design operation for comparison with the calculated values. 
The output voltage was selected as 0.9 volt, which is about as low 
as is practical over the range of currents used in this test. Adding 
0.1 volt for VCE dictates a value of 1.0 volt for VCC. Assuming a 
nominal value of 0.6 volt for VEE results in an optimum base-supply 
voltage of 2.32 volts from equation (All); the value used was 2.0 volts. 
As operating rate is usually important in low-power designs, an attempt 
was made to keep it high by using equal base currents for fast turn off 
as well as turn on. The value of speedup capacitor was estimated from 
figure 12 and the load was chosen to approximate a fan-out of three. 
Actually, the loading was somewhat greater, because the load was returned 
to ground instead of to the base of a transistor. The observed and com-
puted rise times are compared in figure 13. A tabulation of the results 
of this test is shown in the following table: 
Experimental data Calcu-
lated 
Resist- Capaci- Current, Capaci- Rise Fall Total Base rise 
ance, tance, IL, tance, time, time, power, current, time, 
Rl = R2, ClJ !-La CL, t r , tf, !-LW Ib, t r , 
ohms pf pf !-Lsec !-Lsec !-La !-Lsec 
2.2M -- 1.3 --- ---- --- ---- 0.254 25.6 
100M -- 2. 7 --- ---- --- ---- .52 12.1 
470K -- 6.0 --- ---- --- ---- 1. 06 5.85 
220K 20 13 60 3.3 7.6 19 2.18 2.83 
lOOK 22 27 78 1.9 2.7 39 4.5 1.32 
47K 25 60 110 .8 1.2 86 9.14 .63 
22K 25 130 110 .45 .9 170 18.6 .31 
10K 35 270 160 .2 .3 426 39 .14 
4.7K 50 600 210 .1 .3 760 79 .07 
2.2K 50 1300 210 .05 .1 1330 159 .03 
The rise times were computed by using equation (A22). A possible 
explanation for the discrepancy between experimental and calculated data 
may be found in the determination of the Cl term in this equation. It 
is composed of Ct'c of the upper transistor, all distributed circuit 
capacitance appearing at its base, and the capacitance appearing at the 
21 
collector of the lower transistor. The value of Cb'c increases as the 
collector junction goes from reverse bias to forward bias. 
The value of Cb'c was therefore taken as the value at zero bias, 
which is 7.0 picofarads. Distributed circuit capacitance was estimated 
from approximate measurements as 4 picofarads and the capacitance at the 
collector of the lower transistor as 4 picofarads. In retrospect, it 
appears that the value of Cb'c should have been taken at some small 
value of forward bias or that the distributed capacitance was larger 
than that obtained by approximate measurement, more probably the latter. 
In either case, the values of these capacitances are small enough that 
an error of several picofarads could easily have been made. This error 
would be sufficient to bring the experimental and calculated rise times 
into close agreement. More important is the fact that there is good 
correspondence over two decades of base current and that the error is 
approximately a constant percentage. This fact substantiates the as-
sumptions made in the derivation of equation (A22). 
The power effici~ncy of these particular inverters should not be 
expected to be particularly good, since they are capable of driving a 
far larger direct-current load than is required for a fan-out of 3. 
Nevertheless, the values observed ranged from 45 to 55 percent with the 
exception of circuit 10, which was 32 percent. Circuit 6 was checked at 
an output current load of 410 microamperes, which corresponds to a fan-
out of 20. Operation was still satisfactory, and the power efficiency 
was increased to 81.7 percent, as contrasted to 46 percent at the lower 
power level. Calculated values of efficiency for the same conditions 
are 89 percent and 48.4 percent, respectively, as obtained from equa-
tion (8). The experimental and calculated values are in excellent agree-
ment when it is considered that the resistors used in constructing the 
circuit were of 10-percent tolerance. 
It was mentioned previously that it has not been possible to obtain 
a reasonable expression for calculating the fall time of this circuit. 
A comparison was therefore made experimentally between the fall times 
with and without the backward diode in the circuit. It was observed 
that the fall time to 10 percent of the final value with the backward 
diode was approximately two to three times faster than the fall time 
without the diode. 
Other Similar Transistor Circuits 
The similar transistor inverter circuit can be modified to pro-
vide a large number of useful logic Circuits, principally because of the 
simple coupling arrangement into a single transistor. Paralleling the 
lower transistor with a second one provides a two-input NOR circuit, as 
shown in figure 14. Isolation between the inputs is provided by the 
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transistors themselves) so that no diodes or other special devices need 
be used for coupling. The fact that no base-to-ground shunting resistor 
is required makes possible coupling with a single resistor and speedup 
capacitor. Full output current is transferred to the transistor input 
by this arrangement, which makes it more attractive than diode coupled 
logic for micropower use. Without a diode in the coupling circuit, both 
the rise and the fall of the preceding stage are coupled directly to the 
base of the input transistor. The result is that speed is then limited 
primarily by the transistor and not by the coupling circuit. Figure 14 
shows the NOR circuit construction and the resulting waveforms. Opera-
tion was much the same as for the basic inverter circuit with the ex-
ception of a somewhat longer rise time, which can be direotly attributed 
to the added capacitance of the extra transistor and associated· wiring. 
Since it is a universal logic element, the NOR circuit can be used to 
implement all logic functions. 
A second universal logic element is the NAND) which consists of an 
AND gate and an inverter. ~ using two transistors in series as the 
lower stage of a similar transistor inverter, a two-input NAND is ob-
tained (see fig. 15). In order to maintain the output at ground poten-
tial in the off state) compensation must be provided for the additional 
collector-emitter saturation voltage of the second transistor. Selection 
of a diode with a lower forward drop for coupling to the upper transistor 
base easily provides this compensation. Available diodes make a two-
input NAND readily possible, but an extension to three inputs would re-
quire a careful selection of transistors for low VeE and a very low 
forward-drop diode. Operation over a wide temperature range would prob-
ably be impossible. Note in comparing this circuit to the preceding one 
that the rise time is not longer than that of the simple inverter. 
An alternative configuration for a NOR circuit is the use of a diode 
OR gate followed by an inverter. This configuration is not so desirable 
for micropower applications as the aforementioned circuits since it may 
be necessary to shunt an appreciable portion of the "input current to 
ground through the OR gate resistor. This circuit is shown in figure 16 
with its output waveforms. The supply voltages have been increased over 
the voltages of the previous circuits to allow for the voltage drop in 
the coupling diodes. The additional resistor to ground necessary in 
this circuit increases the input current necessary by a factor of two 
over that required for the same circuit with direct-base input. The ad-
ditional voltage necessary with diode coupling also increases the power 
level of the circuit. Operating this circuit at the same base drive as 
that of figure 14 results in an increase in power of more than four times 
that of the previous circuit for the same fan-out. Another detrimental 
effect made worse by diode coupling is evident in the photograph showing 
the rise time (fig. 16). There is a delay of nearly 1/2 microsecond be-
tween the fall of the input and the time that the output starts to rise. 
This delay is the time required for the transistor input and the diode 
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capacitances to be discharged to the point that the transistor stops 
conducting. Decreasing the value of the lOO-kilohm shunt resistor will 
decrease this delay at the expense of drive power. Except for these dis-
advantages, the performance of this circuit is fully comparable with the 
others described previously. 
Two inverter circuits can be coupled together to form a multi-
vibrator. Coupling similar transistor inverters results in the config-
uration of figure 17, which is a monostable multivibrator or one-shot. 
The accompanying waveforms show that the output from both sides is more 
nearly ideal than that of a conventional circuit. Also, both outputs 
can be fully loaded with negligible effect on the pulse width. Other 
characteristics of this circuit were the same as the basic inverter from 
which it was derived. Bistable and astable multivibrators were also 
constructed with similar results. Some difficulty was experienced with 
the astable circuit. It did not start readily, tended to stall, and 
sometimes failed to restart if overloaded. 
COMPLEMENTARY TRANSISTOR LOGIC CIRCUITS 
Basic Circuit Description 
A second circuit configuration combining the advantages of high ef-
ficiency, low output impedance, and fast rise and fall times can be con-
structed by using a complementary pair of transistors (refs. 8 and 9). 
A basic inverter circuit using this configuration is shown in figure 18. 
It can be considered as two common-emitter inverter circuits, each of 
which acts as the load for the other. An input that is of the proper 
polarity to turn one transistor on will also turn the other off. For 
input voltage swings between ground and supply voltage, one transistor 
will always be saturated and the other cut off. The circuit can drive 
equally well loads returned either to the ground or to the collector 
supply voltage. 
Direct-Current Analysis 
The direct-current performance of this circuit is as good as can be 
obtained from any relatively simple configuration. With Q2 on, the 
output can supply a maximum current of Ib IHfe 2 at a voltage level of , , 
VCC - VUE· With transistor Ql conducting, the output can support a 
load current of Ib,2Hfe,1 from a positive source. If leakage effects 
can be neglected, the direct-current design merely requires that suffi-
cient base drive be provided under the worst case conditions so that its 
product with the saturated current gain is equal to the maximum load 
current. For the case in which leakage must be considered, the required 
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value of shunt resistance from base to emitter can be calculated from 
the approximate formula given in reference 19. Rearranged in suitable 
form this formula is 
(9 ) 
where aN and aI are the normal and inverted current gains and IC 
is the maximum permissible collector leakage current at maximum tempera-
ture. The transistors used in this experimental work have negligible 
leakage currents and the equation is included herein solely for complete-
ness. 
This circuit is also tolerant of leakage currents. If the off tran-
sistor is not turned off completely, or some collector leakage current 
is present, the on transistor has only to conduct that much more current. 
Until this leakage current becomes comparable in magnitude with the output 
current, it will have no noticeable effect. Even then the only effect 
will be an increase in power dissipation and a proportional decrease in 
output capacitance. It is therefore possible to design circuits of this 
type that will operate at high temperatures with inexpensive transistors 
and no reverse bias supply. 
Power efficiency of this circuit is good. The only power loss is 
in the base drive circuit and the collector saturation voltage drop, 
both of which are small compared with the output capability, where 
Base circuit loss = VCCIb 
Collector saturation loss = HfeIbVCE 
Power output = (VCC - VCE)HfeIb 
From these terms, the power efficiency is 
T] = 
(VCC - VCE)lire 
(lire + l)VCC (10) 
which is somewhat better than the efficiency of the similar transistor 
inverter given by equation (8). 
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Transient Response 
During the switching interval, complementary transistor circuits 
behave much the same as similar transistor circuits in that they have 
both transistors conducting for a very short time. This time, typically 
about 0.1 microsecond, is so short that the power dissipated is negli-
gible. The effect, however, is to delay the output transition by the 
storage time of the transistor. For micropower circuits, this small de-
lay is usually negligible since the operating rate is relatively low. 
The storage time, as well as the rise and fall times, can be calculated 
by using the standard equations for a common-emitter switching circuit 
that include the effects of collector capacitance (ref. 20). Their com-
bined effect is typically less than 1 microsecond if the switching speed 
is not limited by the input-circuit time constant. If the latter is the 
limiting factor, which is commonly the case in diode-coupled circuits, 
the switching time can be approximated from the time constant involved; 
if not, it will probably be short enough that it can be neglected for 
practical micropower circuits. The transition time may, in fact, be so 
fast as to cause false triggering because of capacitive feed through. 
Complementary Inverter Circuit 
Application of the basic complementary inverter circuit is limited. 
It can, of course, be used as an inverter or logical NOT circuit and 
also as an amplifier to provide a large power gain. Figure 19 shows a 
circuit of this type designed to provide an output of 12 microamperes. 
Design values of Hfe used for this circuit were 30 and 60 for the PNP 
and the NPN transistors, respectively. These values allowed a consider-
able margin to ensure a low saturation drop in the on state. The actual 
value of load resistor used was 68 kilohms, which resulted in an output 
loading of 13.2 microamperes at 0.94 volt. For a 50-percent duty cycle, 
the no-load current drain was 0.4 microampere and the loaded drain was 
6.4 microamperes, which resulted in~ measured efficiency of 94 percent 
compared with 91 percent calculated from equation (10). No-load power 
consumption was 0.4 microwatt compared with a full-load value of 6.4 
microwatts. 
The output waveforms included in figure 19 show clearly the very 
fast transition times attainable. The transition times are not, how-
ever, a measure of the maximum repetition rate; this rate is determined 
by the RC time constant of the coupling circuit. For this case, the 
time constant of the lower coupling circuit is larger, 100 microseconds. 
Pulse spacings approaching this value will therefore cause insufficient 
drive during turn on and will result in longer transition times. This 
condition is evident in the fall time of the circuit, which is controlled 
by the lower transistor and which otherwise would have been at least as 
fast as the rise time. Maximum operating rate for this circuit is there-
fore approximately 10 kilocycles. 
• 
26 
Coupling Circuit Limitations 
Complementary transistor circuits have one major disadvantage. The 
addition of logical coupling between stages results in an increase in 
the required drive power. In order to turn off the NPN transistor, the 
input voltage must be no more than about 0.3 volt for silicon transis-
tors. If the input is driven from a similar stage, no problem exists; 
however, this is impossible if logical gating is to be incorporated in 
the coupling network, as shown in figure 20. The addition of a diode 
gate at the input of a stage requires a shunting resistor to return the 
input to the proper potential when the diodes are all back biased, as 
discussed previously. This resistor must be smaller for a complementary 
circuit than for a comparable conventional one because it must discharge 
the input "capacitance" of the off-going stage and also supply drive 
current to turn on the other transistors. 
An analysis of the power loss in diode coupling circuits is con-
tained in appendix B, which also indicates the type most desirable for 
low power loss. The diode input NAND circuit of figure 21 is of this 
type. This particular configuration takes advantage of the fact that a 
larger base drive must be supplied to the lower gain PNP transistor. 
The lower values of the coupling resistors for the PNP stage are uti-
lized to provide the fast recovery required when the input signal is re-
moved. In this case, a NAND circuit is more efficient than a NOR cir-
cuit. 
The circuit was designed to drive and did drive a 36-kilobrri load at 
a 50-percent duty cycle with a total current drain of 27 microamperes 
compared with a no-load current drain of 4.5 microamperes. The result 
was an actual efficiency of 80 percent. Increasing the load to 15 kilohms 
caused a drop in output level of only a few millivolts and increased the 
efficiency to 89 percent. Drive current at the input was slightly more 
than 5 microamperes, which produced a base current of 2 microamperes in 
the upper transistor. Although this circuit does not appear particu-
larly efficient, it is several times better than a comparable circuit 
with a conventional diode gate followed by a complementary inverter. 
Multivibrator Circuits 
Several multivibrators were constructed to demonstrate some of the 
other circuits based on the complementary inverter. The first is.shown 
in figure 22 with its output waveforms. In the quiescent state, the 
lower-left and upper-right transistors are saturated and provide comple-
mentary outputs at points 1 and 2. In this configuration, the ,two upper 
transistors form a conventional monostable multivibrator and the lower 
ones are slaved to them to provide an active load. The no-load current 
drain for the circuit was 5 microamperes. With operation into a 
33-kilohm load at output 2, the input current rose to 30 microamperes, 
at which condition the accompanying waveform was recorded. 
A slightly different configuration of the same basic circuit was 
constructed to operate on a positive trigger pulse (fig. 23). The ac-
companying waveforms are similar to those of the preceding circuit, as 
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is the performance. Both circuits triggered reliably on a wide variety 
of input pulses. Pulse widths from less than 1 microsecond up to square. 
waves were used with approximately the same results. The only effect 
was a small amount of feed through from the decay of long input pulses, 
evident as a small pip on the output. 
Long delay times are easily obtained with these circuits. It is 
actually more difficult to design a circuit for very short delays and 
still keep the power very low. The smallest usable timing capacitor 
must be large enough to turn off the associated transistor reliably when 
the circuit is triggered. In order to obtain very short delays, it is 
then necessary to decrease the value of the resistor that discharges the 
timing capacitor and sets the quiescent operating condition. Decreasing 
this value increases the base current and, therefore, power dissipation. 
One solution to this problem is to reverse the normal operation of the 
timing circuit so that the timing capacitor is discharged into the tran-
sistor base and the quiescent state is determined by a separate network. 
Pulse width of the resulting circuit will then be dependent on the tran-
sistor parameters and could be expected to vary considerably with tem-
perature. 
Ease of triggering this type circuit makes it attractive for a bi-
stable multivibrator or flip-flop circuit. A set-reset flip-flop cir-
cuit and its output waveforms are shown in figure 24. This particular 
circuit has been modified to improve the triggering and to decrease the 
switching time. Addition of a 4.7-kilohm resistor in series with each 
of the coupling networks decreases the shunting effect of the speedup 
capacitors on the leading edge of the trigger pulse. The improvement in 
performance made by this resistor is admittedly small; it is worthwhile, 
however, for·operation at or near the maximum pulse rate. 
A second modification, the addition of a 100-picofarad capacitor 
between the bases of corresponding PNP and NPN transistors, is more ef-
fective. The voltage swing at these two bases is in the same direction 
during the transition interval. Addition of the aforementionedresis-
tors and capacitors therefore couples a larger portion of the trigger 
pulse to the base of the NPN transistor. The effect is to decrease the 
transition time and, therefore, the time during which both transistors 
conduct. 
These modifications also improve the resolution time. The maximum 
repetition rate of this circuit for equally spaced set and reset pulses 
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is determined by the coupling network time constants. The same limita-
tion does not apply to nonrecurrent set-reset pulse pairs. In this 
case, the resolution time can be considerably shorter. than the minimum 
spacing for repetitive pulses if sufficient time is allowed between 
pulse pairs for the speedup capacitors to reach equilibrium. Operation 
under these conditions is depicted in the lower photograph of figure 24, 
which shows the output for a pair of set-reset pulses spaced approxi-
mately 2 microseconds apart. For applications where resolution time is 
important but the repetition rate is low, this circuit can be designed 
to operate at considerably lower power levels than would be necessary 
otherwise. 
Minimum-Power Multivibrator 
An attempt was made to determine experimentally the mlnlmum oper-
ating power for a circuit of this type by using the 8-4528 and 8-4529 
transistors. In order to eliminate the effects of coupling circuits 
from the problem, the circuit chosen was an astable multi vibrator. Fre-
quency of operation was to be at least 1 kilocycle. The resulting cir-
cuit and output waveforms are shown in figure 25. 
With no load and a collector supply voltage of 2.0 volts, the total 
current drain was 0.5 microampere, which resulted in a power dissipation 
of 1.0 microwatt. As shown in the accompanying photograph, the rise and 
fall times were equal and fast and produced a very clean output. Each 
side was then loaded with 2 megohms to ground not including the 10-
megohm and 10-picofarad loading of the scope probe. This loading in-
creased the current drawn to 1.7 microamperes and the dissipation to 3.4 
microwatts and produced a power transfer efficiency of 70 percent. No 
appreciable degradation in waveform was observed. Operating frequency 
was 2 kilocycles. 
At an operating voltage of 2 volts, the charge carried by the timing 
capacitors was only slightly larger than necessary for good switching of 
the transistors. Nevertheless, the supply voltage was decreased to de-
termine just how Iowa voltage the circuit would operate. Operation 
ceased slightly below 1 volt. At 1 volt, the waveform was considerably 
degraded, but the circuit still operated reliably at a total no-load 
dissipation of 0.27 microwatt. Loading each side with a 5-megohm resis-
tor caused a small shift in frequency and an increase in total power to 
0.57 microwatt. Even at this extremely low current the power efficiency 
was 53 percent. Increasing the size of the timing capacitors would have 
undoubtedly improved the waveshape but with a decrease in frequency. 
Because of the symmetry of this circuit, it produces two complemen-
tary outputs that can be used to provide a two-phase clock for timing 
logic circuits. In addition, the low output impedance and high power 
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efficiency make it ideal for this application. Another advantage is 
that the circuit is inherently self-starting. 
CONCLUDING REMARKS 
A number of logic circuits derived from the basic similar and com-
plementary transistor circuits were constructed and their performance 
was demonstrated over a variety of operating conditions. When operated 
at micropower levels, all these circuits were limited in operating rate 
by the Re (resistance-capacitance) time constants of the circuit in con-
junction with the input and the output capacitances of the transistor. 
Decreasing the power level for a given logic circuit resulted in a nearly 
proportional decrease in the maximum operating rate. These limitations 
are much the same as those for most conventional circuits when they are 
operated at low power levels. 
Each of the two basic circuit types discussed in detail had a num-
ber of advantages over conventional logic circuits. These advantages 
included low output impedance in both the on and the off states, high 
power efficiency, fast transition times, and extremely good fan-out 
capability. 
They operated efficiently at microwatt power levels with pulse 
rates as high as several hundred kilocycles. Compared with commercially 
available logic modules and other low-power logic forms discussed, these 
circuits showed a considerable improvement. Approximate operating capa-
bilities of a number of circuits are compared in the following table, 
where values given are approximate in that operating rate was estimated 
from transition-time data in the cases in which it was not specified. 
Circuit Commercial Commercial Complementary Similar 
germanium silicon low- transistor transistor 
logic elements power digital logic circuits logic circuits 
modules 
Power Pulse Power Pulse Power Pulse Power Pulse 
consump- rate, consump- rate, consump- rate, consump- rate, 
tion, kc tion, kc tion, kc tion, kc 
mw mw f.lw f.lw 
Monostable 60 250 10 25 30 22 90 200 
multi-
vibrator 
Flip-flop 48 300 <10 100 7 30 -- ---
Inverter -- --- <10 1000 6 10 20 50 
Astable 66 380 8 125 3.5 2 -- ---
multi-
vibrator 
NOR or -- --- --- --- 8.5 70 45 200 
NAND 
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Both the similar and the complementary transistor circuits showed 
definite promise for space-oriented applications. The similar circuit 
was more efficient in logical gating applications, where, through the" 
use of multiple transistor inputs, coupling diodes could be eliminated 
for good performance at low supply voltages. Circuits such as multi-
vibrators, which are not limited in performance by the necessity for a 
number of logical inputs) appeared to be ideally implemented with com-
plementary transistor circuits. The ease of triggering these circuits 
was a secondary reason for their choice. 
Operating levels and output characteristics of these two circuits 
were sufficiently similar that compatible operation from the same col-
lector supply was possible. The best features of each circuit could 
therefore be utilized in the design of a complete logic system. 
Circuit design can be accomplished by use of the procedures and 
equations presented herein. Thus, it is possible to predict the circuit 
transition times, required power level for a given operating rate, mini-
mum supply voltage) and direct-current performance, including fan-out 
and efficiency. With these techniques, it should be possible to design a 
complete logic system for operation at a pulse rate of 10 kilocycles and 
w"itha power consumption of 10 microwatts or less per stage. Such a 
system would be of definite value for space-vehicle applications. 
Lewis Research Center 
National Aeronautics and Space Administration 
Cleveland, Ohio, August 21, 1962 
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APPENDIX A 
DERIVATION OF EQUATIONS FOR SIMILAR TRANSISTOR INVERTER 
Optimum Base-Supply Voltage 
In the on state of the similar transistor inverter (fig. 26), the 
power drawn from the base supply VBB that is not delivered to the load 
is given by the product of base current times the voltage drop from VBB 
to VL! 
(Al) 
Similarly, for the off state, where IB is the total current drawn from 
VBB with the lower transistor saturated, 
(A2 ) 
(A3) 
From the required base drive in the on state, 
(A4) 
Therefore, 
(A5) 
It is reasonable to assume that the stage will be on half of the time. 
Total power for a 50-percent duty cycle is then 
(A6) 
The value of VBB that results in themlnlmum power dissipation is now 
obtained by finding the derivative of power with respect to VBB and 
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setting it equal to zero. For simplifying the manipulation, let 
A = VL + VEE and B = VD + VCE: 
dPT Ib 2 ~VBB - B VBB ~ -~ + ------.,.. 
aV BB - 2 V BB - A V BB - A 
o 
Therefore, 
VBB(VBB - B) 
(VBB - A)2 
(A7 ) 
(A9 ) 
(A10) 
If the output of the circuit is to be at ground potential in the off 
state, it is necessary that the sum of VCE and VD be equal to VEE' 
Application to equation (A10) simplifies it to 
(All) 
where the positive square root has been selected as the one that gives 
a physically valid result. 
Rise-Time Calculation 
Calculation of the rise time for this circuit assumes that transis-
tor Ql is quickly turned off, and that transistor Q2 is being turned 
on. Transistor Ql can be characterized as a capacitance seen through 
D2 and its effect included in C3. Diodes Dl and D2 represent a 
high impedance in this state and are characterized by a small capaci-
tance, which can be added to the transistor base-emitter capacitance. 
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The hybrid TI equivalent circuit is used to represent the transis-
tor since it includes the effects of the various capacitances that are 
important in micropower operation. The complete equivalent circuit and 
its parameters and a simplified form suitable for this analysis are 
shown in figure 27. Transforming to a voltage source equivalent cir-
cuit, adding the external circuit, and simplifying leads to the model 
of figure 28, which will be used for calculating the rise time. The 
equations for this circuit are, in transformed matrix form, 
o 
I 
- CIS 
o 
o 
0 
-rb'e 
rb'e + 
I 
C2S 
0 
0 il 
-R3 i2 
(AI2) 
0 i3 
R3 + I i4 C3S 
Transferring the controlled source into the coefficient matrix yields 
el 
RI + I I 0 0 il S CIS - CIS 
0 I I + R3 
~R3 
-R3 i2 
- CIS cs+ rb'e -- rb'e 1 C2S 
=: 
0 0 rb'e + 
1 0 i3 -rb 'e C2S 
0 0 
-R3 
~R3 1 i4 
- C2S R3 + C3S 
(AI3) 
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The output voltage eout is equal to i 4/C3S. Solving for i4 gives 
o 
1 
- CIS o 
o 
o 
(A14) 
Add row 4 to row 1 and expand in minors of the first column (note that 
the first one will be zero): 
1 0 
el 
- C1S S 
1 1 0 C3SCI S 
-rb'e rb'e + C S 2 
-R3 
-gmr 3 
0 
i4 C2S 
eout(S) ==.C3S == 6. 
(A15) 
(A16) 
Substituting i3 gmrb'e into equation (Al6) and simplifying yield 
(Al7) 
35 
If the time domain solution of this equation were found, it would con-
tain the sum of two different exponentials, which would make it impos-
sible to solve explicitly for the rise time. It is therefore evaluated 
with the effects of each capacitor considered separately. Setting C2 
and C3 equal to 0 in equation (Al?) reduces it to 
8 out(S) 
(AI8) 
(AI9) 
This solution is based on the use of small signal parameters to charac-
terize the transistor within the active region. It should give a good 
indication of the transient response, but it can not be used to obtain 
steady-state values. The first portion of the right side of equa-
tion (Al9) must therefore be deleted, and the proper steady-state limits 
imposed. The time-constant portion of the exponent can be simplified in 
the case of a particular circuit. The relations between variables from 
the circuits investigated experimentally are 
0.03 
rb'e = ~ 
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ID'e = 0.066 Rl 
(The value of rb'e was obtained from fig. 29.) Substituting these 
relations into the time-constant portion of the exponential in equa-
tion (Al9) yields 
RICl(rb'e + ~R3 + R3) 
rb Ie + Rl + ~R3 + R3 
= 
RI Cl (0.066 Rl + 0.32 Rl~ + 0.32 Rl ) 
0.066 Rl + Rl + 0.32 Rl~ + 0.32 Rl 
RI Cl (0.386 + 0.32 ~) 
1. 386 + O. 32 ~ 
(A20) 
When the circuit turns on, the output rises toward a final value of 
VBB - VEE, although it never gets there. It can rise only as far as 
VLJ at which point the output is clamped to the collector supply voltage. 
Finding the rise time to the 90-percent point necessitates equating the 
voltage at this point divided by the driving voltage to the portion of 
equation (A19), which gives the transient solution: 
Solving this expression for t yields an expression for the rise time: 
(1.2 + ~) (VBB - 0.9 VL - VEE) t - -RICI - In . r - 4 • 33 + J3. V BB - VEE (A22) 
This result has been obtained by neglecting the contribution of C2 
and C3. Either it must be shown that they are indeed negligible, or the 
preceding result must be modified. Equation (A18) is therefore evalu-
ated as was·done previously for the case Cl = C3 = O. The resulting 
time-constant term is 
( 19.95 ) rb ' eC2 20.95 + 4.85 ~ (A23) 
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If in this case ~ is at least 40, the time constant of the circuit 
will be an order of magnitude below rt'eC2' A similar process for the 
case Cl = C2 = ° yields the time-constant term: 
C ( 3.33 ) R3 3 ~ + 4.33 (A24) 
The effect of the R3C3 time constant is therefore similarly reduced by 
at least an order of magnitude for a ~ of at least 30. 
Values of these time constants for the circuits investigated exper-
imentally had the following approximate maximum values corresponding to 
the lowest operating current: 
Since the effects of the R2C2 and R3C3 time constants are both de-
creased, as shown previously, it is valid to neglect C2 and C3 in 
the rise-time calculation over the whole range of currents investigated. 
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APPENDIX B 
COMPLEMENTARY LOGIC COUPLING NETWORK ANALYSIS 
In order to take full advantage of complementary transistor logic, 
it is necessary to optimize the coupling circuit for minimum loss. It 
is assumed that some form of diode logic will be used so that the cou-
pling circuit must determine the output state in the absence of an 
input. 
The generalized circuit is shown in figure 30. Drive voltage into 
the diodes is assumed to be from a similar stage so that it will swing 
from a low of VCE to a high of VCC - VCE. With an input present at 
anyone of the diodes, the junction of Rl and R2 will be raised to 
VCC - VCE - VD, which is nearly equal to VCC - VEE. To ensure that the 
upper transistor is cut off under this condition, its base is driven by 
way of Rl and R4, which form a voltage divider. Only a small voltage· 
drop is necessary in Rl, mainly as a safety factor to ensure that tran-
sistor Q2 is held off. Therefore, let R4 = 2Rl. An equation relat-
ing the circuit constants and drive current with an input present can 
then be written for the lower transistor: 
VCC - VCE - VD - VEE,l 
R2 
( Bl) 
With all inputs removed, sufficient base current must be provided 
through Rl, R3, R2, and R5 to saturate Q2. At the same time, the 
voltage at the base of Ql must be below VEE to ensure that it is cut 
off. Under these conditions, no current can flow in the base of Ql. 
These requirements lead to a second equation: 
Ib 2 + VEEz2 = 
VCC - VEEz2 ( B2) , 2Rl R3~R2 + R5) 
R3 + R2 + R5 + Rl 
Choosing the off voltage at the base of Ql equal to VEE/2 leads to 
( B3) 
The input current required is given by 
( B4) 
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It is now theoretically possible to eliminate three of the four un-
known resistances among the first three equations, and then to find the 
optimum values for the fourth that minimizes equation (B4). This is not 
a practical method of obtaining an analytical solution, as the determi-
nation of the optimum resistor values requires the solution of a cubic 
equation involving large and complicated algebraic expressions. It 
might be assumed that the minimum drive current requirement might cor-
respond to the case with either R3 or RS removed completely. With 
R3 removed, three circuit equations are sufficient to fully determine 
all remaining resistors. Equations (Bl) and (B4) are unchanged, and the 
two other equations can be written by inspection as 
VEE 2 
I + ' 
1 
Vee - VEE,2 - 2' VEE,l 
b,2 2Rl Rl + R2 
If, instead of R3) R5 is removed, the circuit is defined by 
Vee - VeE - VD - VEE 
R2 
V I + EE,2 
b,2 2Rl 
( BS) 
( B6) 
( B7) 
( BS) 
(B9 ) 
( BIO) 
These equations can be solved for specific circuit values with a 
nominal amount of difficulty. This was the approach taken for two cases 
with Ib 1 = 2Ib 2 and Ib 1 = !2 Ib 2' which reflect the fact that the , ., , , 
NPN transistor used had approximately twice the gain of the PNP and re-
quired only half as much drive current for the same output. In each 
case, the minimum value of lIN occurred with R3 removed. 
The condition of Ib 2 ,. 
circuit shown in figure 30. 
volt, VEE = 0.6 volt, VeE = 
= 2Ib ,1 corresponds to the case of the NOR 
For values of Vee = 1.9 volts, VD = 0.4 
0.1 volt, Ib,l = 1 microampere, and 
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Ib,2 = 2 microamperes, the resulting drive current lIN was approxi-
mately 7.6 microamperes with R3 removed. Increasing R5 somewhat 
from the previously determined value and adding the necessary R3 to 
satisfy the circuit equations resulted in a very small increase in lIN, 
which indicates that it may be possible to decrease the transistion time 
by proper choice of R3 and R5' 
Following through the same analysis for I b ,2 = 1 microampere and 
Ib,l = 2 microamperes with all the other values unchanged results in a 
value for lIN of 5.1 microamperes with R3 removed. This condition 
represents a definite minimum as lIN increases monotonically to 14.5 
microamperes for R5 = 00. This second case corresponds to a NAND cir-
cuit obtained by interchanging the PNP and the NPN transistors. The 
circuit corresponding to these values has been presented in figure 21. 
No further work was done to optimize the NOR circuit since the NAND is 
clearly superior on the basis of input current requirements. 
Generalizing the preceding results indicates that the transistor 
wi th the higher gain should be turned on by the coupling network in the 
absence of an input. In this way, the smaller resistors in the network \ 
will determine the time constant that limits the transition time when 
all inputs are removed. This provides the fastest switching for a mini-
mum input power. 
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Figure 1. - Tunnel diode coupled NOR. 
Figure 2. - Backvrard diode-transistor NAND logic circuit. 
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58 
+Vcc 
Input 
Output 
Figure 18 . - Basic complementary inverter circuit. 
59 
+1.0 v 
60 pf 
Output 
Input 
40 pf 
Figure 19 . - Complementary inverter circuit . 
60 
Inputs t-----{) Output 
Figure 20 . - Complementary inverter with diode gate input . 
----------
Inputs 
IN483 
194]( 
157K 
550K 
1 . 1M 
+1.9 v 
Figure 21 . - Diode input complementary NAND. 
61 
62 
+1.5 v 
2 . 7M 
loOM 
Trigger 
input <>----j 65 pf T 200 pf CT ~ 
1. 8M loOM Point 2 1. 8M 
Point 1 
RL = 33K 
50 pf 
2 .7M 
Figure 22 . - Complementary monos table multivibrator . 
~~- ~~ ~~~-
63 
+204 v 
2 07M 
PNP PNP 
l.OM l.OM 
Output 1 O.75M Output 2 
-U- CT 33K Trigger 33K L8M ~JL lnp~ '= 
50 pf FD- 600 25 pf 
loOM NPN NPN 
2 07M 
Figure 23 . - Complementary monos table multivibrator for positiv8 trigger . 
64 
Set 
inp~ 
50 pf 
200 pf 
4. 7K 
3. 9M 
1. 2M 
100 pf 
l. 8M 
+2 . 5 v 
3. 9M 
1. 2M 
100 pf 
108M 
Figure 24. - Complementary transistor bistable. 
Reset 
~ut 
50 pf 
4. 7K 
200 pf 
65 
+2 . 0 v 
Output Output 
+2 . 0 v +2 . 0 v 
Figure 25 . - Ultra- law-power free -running multi vibrator . 
66 
Input 
Rl 
:: VD 
~ 
Ib 2 } 
---
Dl 
~ + 
V BE,l -
--..... 
Q2 
Output 
R3 
D2 
-
Figure 26. - Similar transistor inverter. 
C3 
( a) Hydrid 
rbb l 
<\'e 
Cblc 
CT 
rb'e 
gmvb
' 
e 
gmrb'e 
+ 
67 
equivalent circuit. (b) Simplified equivalent circuit. 
ohmic base resistance 
base-emitter diffusion capacitance 
Cob = collector - base diode capacitance 
base-emitter transition capacitance 
collector feedback resistance 
i3 i b 1 e 
i3 
Figure 27. - Transistor equivalent circuits. 
Figure 28. - Rise-time model for similar transistor inverter. 
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